# AHS: An EDA Toolbox for Agile Chip Front-end Design

Tutorial @ ASPDAC 2025 Jan 20, 2025



https://ericlyun.me/tutorial-aspdac2025/



**Peking University** 

ASPDAC

#### Team

#### Faculty



Yun (Eric) Liang Professor School of EECS/Integrated Circuit Peking University <u>ericlyun@pku.edu.cn</u>



Students



Youwei Xiao 3rd year Phd Student

Ruifan Xu 4<sup>th</sup> year Phd Student

Xiaochen Hao 5<sup>th</sup> year Phd Student



Zizhang Luo 3rd year Phd Student



1st year Phd Student



Kexing Zhou 1st year Phd Student

#### Tutorial @ ASPDAC 2025

#### Schedule

Time	Agenda	Presenter
50mins	Overview of AHS	Yun Liang
	Hands-on Session	
45mins	High-level Synthesis (ICCAD'22, FCCM'23, MICRO'24)	Ruifan Xu and Xiaochen Hao
20mins	Hardware Simulation (MICRO'23)	Kexing Zhou
45mins	Hardware Description Language (FPGA'24)	Youwei Xiao and Zizhang Luo
20mins	LLM-based Chip Design (ICCAD'24)	Fan Cui

### Outline

- Overview
  - Hardware design background
  - Methodologies of AHS

Hands-on Session

#### **Hardware are Diverse**



### **Chip Design Complexity**



Apple A11 ~4B transistors



Oracle SPARC M7 ~10B transistors



Xilinx VU9P ~ 35B transistors



Intel Haswell-EP Xeon E5 ~7B transistors



NVIDIA V100 Pascal ~21B transistors



Apple M1 ~ 57B transistors



IBM Power9 ~8B transistors



Intel/Altera Stratix 10 ~30B transistors



Cerebras WSE-2 ~ 2.6T transistors

#### **Verification is more Complex**

• For hardware design, verification is necessary

Verification Engineers > Design Engineer

#### Verification Cost > Design Cost

Hardware Simulation Hi-silicon case study





Case	Tech	Days
Α	7nm	47 Days
В	7nm	61 Days
С	7nm	43 Days

#### **Performance Metrics for Circuit Design**



### **Software Development**



### However, Hardware Development is Difficult

- Software
  - Open-source software ecosystem
  - Get projects started and iterated easily

- Hardware
  - Tools are seriously antiquated and lacking
  - Long design period and hard to debug



#### **AHS: Agile Hardware Specialization**

- AHS
  - Design methodologies for Agile chip design (front-end)



#### **Different Ways to Design Chip**



#### **Overview**



#### **AHS Resource**

Webpage: <a href="https://ericlyun.me/tutorial-aspdac2025/">https://ericlyun.me/tutorial-aspdac2025/</a>

- Papers, presentation, code

- High-level Synthesis and DSL
  - ICCAD'22, FCCM'23, MICRO'24
- Hardware Simulation/Verification
  - MICRO'23
- Embedded Hardware Description Language
   FPGA'24
- LLM-assisted RTL generation
  - ICCAD'24

### **High-level Synthesis**

 High-level synthesis (HLS) allows the designers to design hardware at a high-level abstraction

HLS tools





**Applications** 

# **A Typical HLS Flow**

• HLS is a complex procedure including allocation, scheduling, binding, and additional optimizations



#### **MLIR Infrastructure**

- A novel compiler infrastructure that greatly facilitates the implementation of user-defined IRs and transformations
  - Reuse IR and extend new IRs
  - Provides a generic form of operations

#### **MLIR generic Representation**



Widely used in recent compilers

#### Hardware Generator vs. General Flow

Extend general HLS flow with new IRs for specific domains



#### **Overview of Hector**



### **Tensor Specialization**

- Tensor computations are ubiquitous
  - Machine learning, scientific computation, etc.
- BLAS (Basic Linear Algebra Subprograms)
  - Level 1: scalar, vector, vector-vector operations
  - Level 2: matrix-vector operations
  - Level 3: matrix-matrix operations
- Requiring substantial optimizations
  - Exploiting parallelism and data reuse



#### **Tensor DSL**

- Tensor DSL and IRs
  - Uniform recurrence equations (UREs) and space-time transformation



#### A DSL embedded in C++

### **Tensor IR**

#### **Tensor IR**

- Loops and C-like statements
- High-level loop transformation optimizations

#### SCF IR

- Affine expressions and SSA statements
- Low-level basic block optimizations

```
affine.for %arg0 = 0 to 16 {
    affine.for %arg1 = 0 to 16 {
      %alloc_2 = memref.alloc()
      memref.store %c0_i32, %alloc_2[%c0]
    affine.for %arg2 = 0 to 16 {
      %1 = affine.load %alloc_0[%arg1, %arg2]
      %2 = affine.load %alloc[%arg2, %arg0]
      %3 = arith.muli %2, %1
      %4 = memref.load %alloc_2[%c0]
      %5 = arith.addi %4, %3
      memref.store %5, %alloc_2[%c0]
    }
    %0 = memref.load %alloc_2[%c0]
    affine.store %0, %alloc_1[%arg1, %arg0]
}
```

#### Hardware IR



### Hardware IR

#### TOR IR

- High-level IR
- Software-like computation with high-level schedule graph

(a) Schedule IR	(b) Functional IR
<pre>tor.topo (0 to 7) {    tor.from 0 to 1 "seq:1"    tor.from 1 to 2 "seq:1"    tor.from 2 to 3 "call"    tor.from 1 to 4 "seq:2"    tor.from 3, 4 to 5 "if"    tor.from 5 to 6 "seq:1"    tor.from 0 to 7 "for" }</pre>	<pre>tor.for %i = %c0 to %c10 step %c1 {     %m = tor.load %mask[%i] on (0 to 1)     %a = tor.if %m then {         %x = tor.addi %i %c1 on (1 to 2)         %y = tor.subi %i %c1 on (1 to 2)         %fx = tor.call @f(%x, %y) on (2 to 3)         tor.yield %fx     } else {</pre>
$ \begin{array}{c}                                     $	<pre>%ii = tor.muli %i %i on (1 to 4)     tor.yield %ii     } on (1 to 5)     tor.store %a to %A[%i] on (5 to 6) } on (0 to 7)</pre>

#### HEC IR

- Low-level IR
- Unified description through allocateassign mechanism



#### **Tensor Accelerator Generation**

Level	Kernel	Name	Compute	Frequency	LUTs	DSPs	Throughputs	Speed up
	GEMM	matrix-matrix multiply	$C = \alpha AB + \beta C$	244 Mhz	49%	86%	620 GFlops	-
	SYMM	symmetric matrix-matrix multiply	$C = \alpha AB + \beta C, A = A^T$	244 Mhz	49%	86%	620 GFlops	-
	HEMM	hermitian matrix-matrix multiply	$C = \alpha AB + \beta C, A = A^H$	230 MHz	41%	86%	582 GFlops	-
T	SYRK	symmetric rank-k update to a matrix	$C = \alpha A A^T + \beta C$	259 Mhz	43%	68%	513 GFlops	1.93X
Level 3	HERK	hermitian rank-k update to a matrix	$C = \alpha A A^H + \beta C$	228 Mhz	35%	68%	459 GFlops	1.96X
	SYR2K	symmetric rank-2k update to a matrix	$C = \alpha A B^T + \alpha B A^T + \beta C$	253 Mhz	48%	68%	476 GFlops	1.81X
	HER2K	hermitian rank-2k update to a matrix	$C = \alpha A B^H + \alpha B A^H + \beta C$	252 Mhz	42%	68%	426 GFlops	1.63X
	TRMM	triangular matrix-matrix multiply	$B = \alpha A B$	238 Mhz	44%	68%	471 GFlops	1.93X
	GEMV	matrix-vector multiply	$y = \alpha A x + \beta y$	282 Mhz	20%	2%	16 GFlops	-
	GBMV	banded matrix-vector multiply	$y = \alpha A x + \beta y$	277 Mhz	21%	2%	16 GFlops	7.35X
Level 2	SYMV	symmetric matrix-vector multiply	$y = \alpha A x + \beta y$	267 Mhz	39%	4%	15 GFlops	1.79X
	TRMV	triangular matrix-vector multiply	x = Ax	254 Mhz	23%	2%	15 GFlops	1.75X
	GER	performs the rank 1 operation	$A = \alpha x y^T + A$	259 Mhz	20%	1%	7.6 GFlops	-
Level 1	DOT	dot product	dot = xy	308 Mhz	17%	1%	8 GFlops	-

#### Using 20-30 lines to achieve performance comparable to ~1000 lines of manual HLS design

Comparison against static and dynamic HLS tools

Benchmark	LUTs		FFs		Cycles (k)		Period (ns)	
	Vitis	Ours	Vitis	Ours	Vitis	Ours	Vitis	Ours
GEMM	852	890	1958	1600	3923	3752	5.073	4.140
Stencil2D	94	192	188	370	320	313	4.545	3.904
Stencil3D	454	372	668	890	103	104	5.692	4.672
SPMV (CSR)	881	932	1934	1625	37.1	34.2	5.299	4.848

Benchmark	LUTs		FFs		Cycles (k)		Period (ns)	
	DYN	Ours	DYN	Ours	DYN	Ours	DYN	Ours
AEloss Pull	331	280	265	212	12.5	14.7	6.1	5.6
AEloss Push	1118	250	900	199	326	294	6.2	5.5
Stencil2D	1626	1227	1379	891	430	399	7.3	6.6

#### Comparable result with existing HLS tools

### Semantic Gap between Software and RTL

• The large gap necessities the verification of HLS design



#### Existing HLS tools are unreliable, sometimes generating wrong hardware

Yann Herklotz "Formal Verification of High-Level Synthesis" OOPSLA 2021

# **Debugging HLS design**

Existing HLS tools have limited support for debugging



# Key Idea

 Debugging at intermediate stages can get a better tradeoff between efficiency and accuracy



#### **Overview of Hestia**

• An efficient cross-level debugger for HLS designs that enables breakpoints and stepping at multiple granularity



Comparison of simulation efficiency against RTL level

Benchmark	Software (sec)	Schedule (sec)	Error (%)	Structure (sec)	RTL (sec)	Cycle (k)
GEMM	0.46	1.88	0.109	14.22	119.31	3748.0
Stencil2D	0.34	0.53	0.000	1.45	17.04	312.9
Stencil3D	0.16	0.23	0.001	1.57	11.3	103.6
SPMV (CSR)	0.01	0.02	1.442	0.17	8.94	34.2
AelossPull	0.00	0.03	0.000	0.44	12.51	15.4
AelossPush	0.70	1.98	0.006	26.88	71.95	1502.7

#### Improve by 174X and 19X on average compared to RTL simulator

#### **AHS Resource**

Webpage: <a href="https://ericlyun.me/tutorial-aspdac2025/">https://ericlyun.me/tutorial-aspdac2025/</a>

- Papers, presentation, code

- High-level Synthesis and DSL – ICCAD'22, FCCM'23, MICRO'24
- Hardware Simulation/Verification
  - MICRO'23
- Embedded Hardware Description Language
   FPGA'24
- LLM-assisted RTL generation
  - ICCAD'24

#### **RTL Simulation**

- RTL simulation is an important tool in HW flow
  - RTL sim. is cycle-accurate
  - Upstream tasks rely heavily on RTL simulation



#### Functional Verification & Coverage



#### **Co-Simulation**



[1] Image from TENET, TENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation, ISCA'21
 [2] Image from Dromajo, Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation, MICRO'21

### **SW RTL Simulation is Slow**

- SW RTL simulation is very slow on large design
  - Simulation only 100~1000 cycle/s
  - Frequency of MHz or GHz in real chip



#### **Memory Access is the Bottleneck**

- Memory access
  - Verilator spend ~45% instruction to access memory
  - Large amount of reg buffers are in HW design

 Prior works ignore the optimization of memory access in RTL simulation

Simulator	Key Feature	Behavior
Verilator	FC simulator	Memory Access
ESSENT[1]	Mix event with FC	More buffer
RepCut[2]	Multi-threading	Thread



Large Amount of Register Buffers in SIGMA[1]



# **Eliminate Memory Access by Rescheduling**



#### In RTL Sim, state R/W is at cycle begin & end



- Adjusting Sim order, making R/W in the same iteration
- data passed in reg, not memory

### **Overview of Khronos**



Input: CIRCT Core IR

- Reusing frontends ۲
- Fully support FIRRTL ۲
- Partial support V/SV ۲

#### Modeling & Formulation

- Model RTL a depedency graph Linear Cons Non-linear Obj ٠
- Log cost function for regbuffer ٠

#### **Optimization**

#### **Output: LLVMIR**

- Iterative linearize for LP solver

# Modeling



#### Example Pipelined Circuit

- f1, f2, f3, f4 are pipeline stages
- 12 word register between stages
- f4 forward 2 word to f2



#### **Full Cycle Simulation**

- Simulate all stage each iter
- *12x4+2=*50 word R/W each iter



#### **Fused Full Cycle Simulation**

- simulation some stage in advance
- only 12+2=14 word R/W

### **Optimization Algorithm**

• Problem Formulation:

$$minimizef(\mathbf{d}) = \sum cost(u, v)$$
  
s.t.  $d_u + c_{u,v} - d_v \ge 0$ 

- Optimization Algorithm: Iterative Linearization
  - Start at init guess , improve it each round
  - Cost linearization:
  - Run LP to get the next solution

 $\textit{minimizef'}(d_i) \cdot (d)$ 

 $s.t.d_u + c_{u,v} - d_v \ge 0$ 

- Integer solution guarantee: unimodular



#### **Shallow pipeline**

- ~20% fused state
- no enough state to be fused



#### Deep pipeline

- 40~80% fused state
- reduce 60~70% memory access
- 40~70% instruction reduction
- 1.5~4.3x acceleration



#### **Partily Pipelined**

- 5~15% fused state
- reduce ~15% memory access
- 1.1~1.5x acceleration

#### **AHS Resource**

Webpage: <a href="https://ericlyun.me/tutorial-aspdac2025/">https://ericlyun.me/tutorial-aspdac2025/</a>

- Papers, presentation, code

- High-level Synthesis and DSL – ICCAD'22, FCCM'23, MICRO'24
- Hardware Simulation/Verification
  - MICRO'23
- Embedded Hardware Description Language
  - FPGA'24
- LLM-assisted RTL generation
  - ICCAD'24

# Comparison

		Generality	Deterministic Timing	Control Logic Specification
	(System)Verilog	yes	по	manual
Llardware Description Language (UDL)	Chisel	yes	no	manual
Hardware Description Language (HDL)	BSV(+Stmt)	yes	no	procedural
	Cement	yes	yes	procedural
	– Filament	limited	yes	timeline type
High-level Synthesis (HLS)	- HLS tools	limited	no	software
	Dahlia	limited	no	software
Domain-specific Language (DSL)	Spatial	limited	no	software
	Aetherling	limited	yes	space-time type
Hardware Intermediate Representation (IR)	— Calyx	limited	partial	procedural
<i>Definition</i> <i>Deterministic timing</i> indicates that the description deterministically the occurrence of hardware operations during each cycle.	dictates Productivity	y for control logic median h	description igh	

### Shuffler in HDL



### Shuffler in HLS



### Shuffler in Cement



#### **Overview of Cement**

**CMTHDL** 

СмтС

CMTHDL language

- HDL in Rust
- Event-based extension
  - procedural control logic specification
  - deterministic timing

CMTC (Cement Compiler)

- Control synthesis
  - implement FSMs from procedural specification

VIVADO. VERILATOR

SystemVerilog

#### **Ports/Wires**

Ports and Wires are Rust types



Hardware: module ports/wires

```
#[interface(Default)]
pub struct IO<const N: usize, T: DataType> {
    clk: Clk,
    i: [Pkt<N,T>; N], // in
    ready: <[B<1>; N] as Interface>::FlipT, // out
    o: <[Pkt<N,T>; N] as Interface>::FlipT, // out
}
```

#### **Submodule and Wire Connection**

Instantiation



# **Procedural Control Logic Specification**

Ctrl sub-language to specify control logic as event-based procedural statements



```
shuffler(10) {
    let send = event! {};
    let wait = event! {};
    let recv = event! {};
    let xbar = event! {};
    let pipeline =
        stmt! {
            seq {{send} {wait} {recv} {xbar}}
        };
        synth!(pipeline,
            Pipeline::new(io.clk, io.go, II=1));
    }
}
```

An *event* is a group of hardware operations that occur simultaneously.

Pipeline is specified as <u>a "sequence" of 4 steps</u> in the ctrl
sub-language (stmt!)

# **Deterministic Timing**

Statements	step	seq	par	if	for	while
Macro syntax	(e <sub>entry</sub> ) e0, e1, (e <sub>exit</sub> )	<pre>seq {    {s0}    {s1}  }</pre>	par { {s0} {s1}  }	<pre>if cond =&gt;    t_stmt else    e_stmt</pre>	<pre>for indvar     in range =&gt;     do_stmt</pre>	<pre>while cond =&gt;    do_stmt</pre>
Semantic	Wait until e <sub>entry</sub> happens, trigger e0,e1, <b>in one</b> <b>cycle</b> , then wait until e <sub>exit</sub> .	Trigger s0,s1, sequentially without interval.	Trigger s0,s1, immediately wait until all of them finishes.	Trigger t_stmt or e_stmt immediately if cond happens or not.	<b>Repeat</b> do_stmt <b>without interval</b> according to range.	<b>Repeat</b> do_stmt without interval until cond fails.
<pre>seq {     {step<sub>0</sub>}     {step<sub>1</sub>}     {step<sub>2</sub>} }</pre>		Cycle	k k step₀ st	+1 k+2 ep <sub>1</sub> step <sub>2</sub>	k+3	
L			<i>L</i> [ t	Definition Deterministic timing in he occurrence of har	ndicates that the deso dware operations dur	cription deterministically dicta ing each cycle.

# **Deterministic Timing**

Statements	step	seq	par	if	for	while
Macro syntax	(e <sub>entry</sub> ) e0, e1, (e <sub>exit</sub> )	<pre>seq {    {s0}    {s1}  }</pre>	par { {s0} {s1} }	<pre>if cond =&gt;    t_stmt else    e_stmt</pre>	<pre>for indvar     in range =&gt;     do_stmt</pre>	<pre>while cond =&gt;    do_stmt</pre>
Semantic	Wait until e <sub>entry</sub> happens, trigger e0,e1, <b>in one</b> <b>cycle</b> , then wait until e <sub>exit</sub> .	Trigger s0,s1, sequentially without interval.	Trigger s0, s1, immediately, wait until all of them finishes.	Trigger t_stmt or e_stmt <b>immediately</b> if cond happens or not.	<b>Repeat</b> do_stmt <b>without interval</b> according to range.	<b>Repeat</b> do_stmt without interval until cond fails.
for i in seq {	02 =>	Cycle	k k+	-1 k+2	k+3	
{ste {ste }	p <sub>0</sub> } p <sub>1</sub> }		step <sub>0</sub> ste i=0	ep <sub>1</sub> step <sub>0</sub> i=:	step <sub>1</sub> 1	
J			De De th	<i>efinition</i> eterministic timing i le occurrence of har	ndicates that the deso dware operations dur	cription deterministically di ing each cycle.

### **Control Synthesis**



# **Evaluation: PolyBench Results**



#### **Resource** (LUT) LUT: Cement/Calyx LUT: Cement/Vitis-HLS 1.6 1.2 0.8 0.4 " bice hole boild but the the some said that . W 2010 3010 104 show shit she tisd the one to the she

Cement saves LUT 23% vs. Vitis-HLS 54% vs. Dahlia-Calyx

#### **Resource** (FF)



#### Productivity (lines of code)



The y-axis represents the ratio of *Cement* and the other two methods (**Dahlia-Calyx flow** and **Vitis HLS**). A smaller value (<1) means that *Cement* has better results.

# **Evaluation: Case Study on Systolic Array**

Cement helps to specify timing relations (a , b , c)									
	Cycle→								
B	addr load move idle 1	Design	LUT	DSP	Frequency	Throughput			
A Systolic	addr load move (2)	AutoSA (FPGA '21)	968k	9462	272MHz	949.98 GFLOPS			
Array	b addr load move 3	EMS (DAC '22)	898k	4494	301MHz	731.17 GFLOPS			
	addr load accumulate store 4	Cement <sub>small</sub>	437k	3840	322MHz	823.97 GFLOPS			
	Tile b addr load accumulate store 5	Cement <sub>large</sub>	543k	4800	333MHz	1065.60 GFLOPS			

Fewer resource	Cement <sub>small</sub> vs. EMS-WS: 51%↓LUTs, 15%↓DSPs Cement <sub>large</sub> vs. AutoSA: 44%↓LUTs, 49%↓DSPs
Better performance	Cement <sub>small</sub> vs. EMS-WS: 7% <sup>↑</sup> frequency, 13% <sup>↑</sup> throughput Cement <sub>large</sub> vs. AutoSA: 22% <sup>↑</sup> frequency, 12% <sup>↑</sup> throughput

*Better productivity* (Cement) 2 person-month vs. (EMS) 6 person-month

#### **AHS Resource**

Webpage: <a href="https://ericlyun.me/tutorial-aspdac2025/">https://ericlyun.me/tutorial-aspdac2025/</a>

- Papers, presentation, code

- High-level Synthesis and DSL – ICCAD'22, FCCM'23, MICRO'24
- Hardware Simulation/Verification
  - MICRO'23
- Embedded Hardware Description Language
   FPGA'24
- LLM-assisted RTL generation
  - ICCAD'24

### **LLM-Driven Code Generation**

- The coding capabilities of LLM have significantly improved
- LLM-powered coding assistant transform modern software • development **GitHub Codepilot**



### **Open-Source Models vs Closed-Source Models**

#### **Open-Source Models**



- Full Control and Transparency
- Customizability
- Almost Free
- Low Performance

#### **Closed-Source Models**



- Privacy and security concerns
- Lack of Customizability
- Costly
- High Performance

#### Bridging the performance gap between open-source and closed-source models

X

 $(\times)$ 

# **Overview of Origen**



### **Overview of Origen**



# **Overview of Origen**



- The augmentation process enhances the quality

   Harness the capabilities of closed-source LLM
- Filter the generated code to further enhance its quality
- Two Datasets
  - One for RTL generation
  - One for RTL syntax error fix

# **Evaluation: VerilogEval and RTLLM**

- Significantly outperform other Verilog-specific models
- Outperform the model Claude3-haiku used for synthesizing data
- Slightly inferior to the GPT-4 Turbo and Claude3-Opus

Source	Nama	VerilogEval-human(%)			VerilogEval-machine(%)			RTLLM(%)
Source	Name	pass@1	pass@5	pass@10	pass@1	pass@5	pass@10	pass@5
Commercial LLM	GPT-3.5 [1]	35.6	48.8	52.6	49.4	72.7	77.6	44.8
	GPT-4 2023-06-13 [1]	43.5	55.8	58.9	60.0	70.6	73.5	65.5
	GPT-4 Turbo 2024-04-09 [1]	54.2	68.5	72.4	58.6	71.9	76.2	65.5
	Claude3-Haiku [2]	47.5	57.7	60.9	61.5	75.6	79.7	62.1
	Claude3-Sonnet [2]	46.1	56.0	60.3	58.4	71.8	74.8	58.6
	Claude3-Opus [2]	54.7	63.9	67.3	60.2	75.5	79.7	69.0
Open Source Models	CodeLlama-7B-Instruct [20]	18.2	22.7	24.3	43.1	47.1	47.7	34.5
	CodeQwen1.5-7B-Chat [3]	22.4	41.1	46.2	45.1	70.2	77.6	37.9
	DeepSeek-Coder-7B-Instruct-v1.5 [9]	31.7	42.8	46.8	55.7	73.9	77.6	37.9
Verilog-Specific Models	ChipNeMo [12]	22.4	-	-	43.4	-	-	-
	VerilogEval [13]	28.8	45.9	52.3	46.2	67.3	73.7	-
	RTLCoder-DeepSeek [14]	41.6	50.1	53.4	61.2	76.5	81.8	48.3
	CodeGen-6B MEV-LLM [17]	42.9	48.0	54.4	57.3	61.5	66.4	-
	BetterV-CodeQwen [19]	46.1	53.7	58.2	68.1	79.4	84.5	-
OriGen (ours)		51.4	58.6	62.2	76.2	84.0	86.7	65.5
OriGen (updated)		54.4	60.1	64.2	74.1	82.4	85.7	69.0

Table 1: Comparison of functional correctness on VerilogEval [13] and RTLLM [16]

#### Schedule

Time	Agenda	Presenter
50mins	Overview of AHS	Yun Liang
	Hands-on Session	
45mins	High-level Synthesis (ICCAD'22, FCCM'23, MICRO'24)	Ruifan Xu and Xiaochen Hao
20mins	Hardware Simulation (MICRO'23)	Kexing Zhou
45mins	Hardware Description Language (FPGA'24)	Youwei Xiao and Zizhang Luo
20mins	LLM-based Chip Design (ICCAD'24)	Fan Cui

# Setup

ē

 $\rightarrow$ 

С

Tutorial

**AHS Backend Server** 

tutorial.

SSH Login

- A: Download the docker image
  - Please follow the handout or our website
  - https://ericlyun.me/tutorial-aspdac2025
- B: Login our server
  - https://ahs.ericlyun.me
  - User: ahs-aspdac25
  - Pass: AgileChipDesign
  - Enter your name and ssh key
  - Follow the output to connect

