



# HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation

**Qingcheng Xiao<sup>1</sup>, Size Zheng<sup>1</sup>, Bingzhe Wu<sup>1</sup>, Pengcheng Xu<sup>1</sup>,**  
**Xuehai Qian<sup>2</sup>, and Yun Liang<sup>1</sup>**

1. School of EECS, Peking University, Beijing, China
2. University of Southern California, USA



**Group URL:** <http://ceca.pku.edu.cn/>

**Email:** {walkershaw, ericlyun}@pku.edu.cn



# Tensor Computation

fundamental to compute-intensive applications



data organized in  
multidimensional arrays



# Wide Coverage

General Matrix Multiply (GEMM):  $L[i, j] = \sum M[i, k] * N[k, j]$

2D convolution:

$$C[k, x, y] = \sum A[c, x + r, y + s] * B[k, c, r, s]$$

Tensor Times Matrix (TTM):  $C[i, j, k] = \sum A[i, j, l] * B[l, k]$


MTTKRP:  $D[i, j] = \sum A[i, k, l] * B[l, j] * C[k, j]$

...


...




Recommender System




RNN




transformer



CNN



Tucker Decomposition



CP Decomposition



# Various Scenarios

from edge to cloud scenarios


*Cloud Computing*

*Edge Infrastructure*

*Edge compute devices*

*Sensor Chips*

**High Throughput**



# High Demand for Computing Power


tens to hundreds of 2D convolutions



the high accuracy of CNNs




No sufficient computing power




From Benchmark Analysis of Representative Deep Neural Network Architectures.




# A Holistic Solution




# The Chicken or the Egg?




# Hardware-software Co-design



# Challenges in Co-design




#4 How to generate chips rapidly?



HW-SW partitioning

HW  
design

#1 How to partition hardware and software?




SW  
design


#2 How to explore design spaces efficiently?

system  
integration

#3 How to generate efficient software mappings?




# HW/SW Co-design for Tensor Computation




# Dedicated Chips and Hardware Intrinsic

hardware intrinsic: one or a set of specific functions supported by the chips



# HW-SW interface: Tensorize

Spatial Accelerator



```
def Conv_workload(A, B, C, ...):  
    for y in range(0, 56):  
        for r in range(0, 3):  
            for s in range(0, 3):  
                for k1 in range(0, 64, 32):  
                    for x1 in range(0, 56, 32):  
                        for c1 in range(0, 64, 8):  
                            Tensorized_GEMM(A, B, C, ...)
```

Tensor  
Computation

```
def Tensorized_GEMM(A, B, C, ...):
```

```
    Tensor sA, sB, sC  
    • sA = A[c1:c1+8, x1+r:x1+r+32, y+s]  
    • sB = B[k1:k1+32, c1:c1+8, r, s]  
    for k2 in range(0, 32, 16):  
        for x2 in range(0, 32, 16):  
            for c2 in range(0, 8):  
                M = sA[c2, x2:x2+16]  
                N = sB[k2:k2+16, c2]  
                L = GEMM_intrinsic(M, N, ...)  
                sC[k2:k2+16, x2:x2+16] += L  
                C[k1:k1+32, x1:x1+32, y] += sC
```

HW-SW interface:  
Tensorize

burst transfer


multi calls

Hardware Intrinsic:  
16x16 GEMM



# Tensorize Choices

divide & map a tensor computation onto an intrinsic




# HW Design Space & SW Design Space

distinct metrics and costs


## HW design space

- PE Array Size
- Dataflow
- ...
- Bandwidth
- Burst Length
- ...
- Scratchpad Size
- # Bank
- Local Mem. Size



- **Multi-objective:** performance, power, area
- **High evaluation costs**


## SW design space



- **Performance-driven**
- **Low evaluation costs**



# HASCO: Towards Agile Co-design




# Partition Space

tensor syntax tree (TST)







IR for tensor computation



2D Conv:

$$C[k, x, y] = \sum A[c, x + r, y + s] * B[k, c, r, s]$$




...

leaf nodes subsets  
=> the entire partition space




# Two-step Matching




# Design Space Exploration

jointly optimize software and hardware



Use software latency as a metric




Customize mappings for hardware architecture




# HW DSE: Multi-objective Bayesian Optimization

A black-box optimization problem:




find good solutions in fewer iterations


Init. the surrogate model



Observe new HW params and metrics,  
and update the surrogate model




Observe new HW params and metrics,  
and update the surrogate model



# SW Primitives and Optimization

SW DSE => determine primitive sequences and factors



**tensorize:** uses loops to express a tensorized sub-workload

**SW optimization:**  
a sequence of SW primitives

**split:**

$y(56) \rightarrow [y1(4), y2(14)],$   
 $x(56), r(3), s(3),$   
 $k(64) \rightarrow [k1(2), k2(32)]$   
 $c(64) \rightarrow [c1(2), c2(32)]$

**reorder:**

$x, y1, k1, c1, r, s, y2, k2, c2$

**fuse:**


$(x, y1, k1, c1) \rightarrow \text{outer}$

**tensorize:**

$y2, k2, c2$



# SW DSE: Reinforcement Learning



# HASCO In AHS: Install

Install with shell script

```
1 sh -c "$(wget https://pku-ahs.github.io/tutorial/en/master/_downloads/9064601015f9cd5e747a641dbdacf3aa/install_ahs.sh -O -)"  
2 source ~/.bashrc
```

Alternative: use Docker

```
1 docker pull ericlyun/ahsmicro:latest  
2 docker run -it ericlyun/ahsmicro:latest /bin/bash
```

Visit our website: <https://pku-ahs.github.io/tutorial/en/master/steps.html> for details.



# HASCO In AHS: User Interface

## Python Interface

```
1 # Defining Params
2 dtype      = "int8"
3 method     = "Model" # "Profile"/"Simulate"
4 constraints = {"latency": 1000, "power":20, "area": 100}
5 stts       = ...
6 hw_space   = ...
7 # Defining Generator(Hardware Intrinsic)
8 generator = GEMMGenerator(stts, hw_space, dtype)
9 # Defining Benchmark
10 benchmark = BenchmarkCNN("MobileNetV2", dtype, generator.type)
11 # Start codesign
12 codesign(benchmark, generator, method, constraints,
13           init_size=10, trail_num=20)
```




# HASCO In AHS: User Interface

---

## Details on HW-Space Definition

```
6 hw_space = {  
    "x": [4, 8, 16, 32],  
    "y": [4, 8, 16, 32],  
    "dma_buswidth": [64, 128],  
    "dataflow": ["WS", "OS"]  
}
```



**HW DSE**




# HASCO In AHS: User Interface

Details on STT Definition

```
5     stts = {  
    "OS": [[1, 0, 0],  
           [0, 1, 0],  
           [1, 1, 1]],  
    "WS": [[1, 0, 0],  
           [0, 0, 1],  
           [1, 1, 1]]  
}
```

Name

Matrix



**TENET:** Relation Centric


```
{S[i,j,k]->PE[i,k]}  
{S[i,j,k]->T[i+j+k]}
```

**TensorLib:** STT Matrix

$$\begin{bmatrix} x \\ y \\ t \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 1 \\ 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} i \\ j \\ k \end{bmatrix}$$



# HASCO In AHS: Program Interface




# HASCO In AHS: Converting TENET Output

Latency = max(inputDelay, outputDelay, computationDelay)

Throughput = TotalVolume / Latency

Energy = UniqueVolume  $\times f_t$  + TotalVolume  $\times f_w$

Power = Energy / Latency



# HASCO In AHS: Command Line Interface

---

```
hasco.py -i CONV -b MobileNetV2 –f space.json
```


- -i intrinsic, CONV/GEMM
- -b benchmark
- -f the JSON file that specified design space
- -l the restriction on latency
- -p the restriction on power
- -a the restriction on area
- ...

```
# Space.json
{
  "stts": {...}
  "hw_space": {...}
}
```



# HASCO In AHS: Output

---



# HASCO In AHS: DEMO

---

